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Abstract
Can we automatically design a Convolutional Net-
work (ConvNet) with the highest image classifi-
cation accuracy under the latency constraint of a
mobile device? Neural Architecture Search (NAS)
for ConvNet design is a challenging problem due
to the combinatorially large design space and
search time (at least 200 GPU-hours). To alleviate
this complexity, we propose Single-Path NAS, a
novel differentiable NAS method for designing
device-efficient ConvNets in less than 4 hours.
1. Novel NAS formulation: our method intro-
duces a single-path, over-parameterized ConvNet
to encode all architectural decisions with shared
convolutional kernel parameters. 2. NAS effi-
ciency: Our method decreases the NAS search
cost down to 8 epochs (30 TPU-hours), i.e., up to
5,000× faster compared to prior work. 3. On-
device image classification: Single-Path NAS
achieves 74.96% top-1 accuracy on ImageNet
with 79ms inference latency on a Pixel 1 phone,
which is state-of-the-art accuracy compared to
NAS methods with similar latency (≤ 80ms).
1. Introduction
“Is it possible to reduce the NAS search cost down to only
few hours?” NAS methods have revolutionized the design
of ConvNets (Zoph et al., 2017), yielding state-of-the-art re-
sults in deep learning applications (Real et al., 2018). NAS
has a profound impact on the design of hardware-efficient
ConvNets for on-device computer vision, e.g., under infer-
ence latency constraints on a mobile device (Tan et al., 2018).
However, NAS remains an intrinsically costly problem with
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Figure 1. Single-Path NAS directly optimizes for the subset of con-
volution weights of an over-parameterized “superkernel” in each
ConvNet layer (right). Our novel view of the design space elimi-
nates the need for maintaining separate paths for each candidate
operation, as in previous multi-path approaches (left).
a combinatorially large search space: e.g., searching for a
ConvNet with 22 layers and five candidate operations per
layer yields 522 ≈ 1015 possible networks.
Inefficiencies of multi-path NAS: Recent methods use one-
shot formulations (Liu et al., 2018; Pham et al., 2018) by
viewing the NAS problem as an operation/path selection
problem: first, an over-parameterized, multi-path supernet
is constructed, where, for each layer, every candidate oper-
ation is added as a separate trainable path (Figure 1, left).
Next, NAS searches for the paths of the multi-path supernet
that yield the optimal architecture. As expected, naively
branching out all paths is inefficient, since the number of
trainable parameters during the search grows linearly with
respect to the number of candidate operations per layer (Ben-
der et al., 2018). To tame the memory explosion due to the
multi-path supernet, current methods employ “workaround”
solutions: e.g., searching on a proxy dataset (Wu et al.,
2018), or employing a memory-wise scheme where only
few paths are updated during search (Cai et al., 2019). Nev-
ertheless, these methods remain considerably costly, with
total computational demand of at least 200 GPU-hours.
In this paper, we propose Single-Path NAS, a novel NAS
method for designing hardware-efficient ConvNets in less
than 4 hours. Our key insight is illustrated in Figure 1
(right). Our key observation is that different candidate
convolutional operations can be viewed as subsets of the
weights of an over-parameterized single “superkernel”. In-
stead of choosing from different paths/operations as in multi-
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Figure 2. Single-path NAS builds upon hierarchical MobileNetV2-like search spaces (Tan et al., 2018) to identify the mobile inverted
bottleneck convolution (MBConv) per layer (left). Our one-shot supernet encapsulates all possible NAS architectures in the search space,
i.e., different kernel size (middle) and expansion ratio (right) values, without the need for appending each candidate operation as a separate
path. Single-Path NAS directly searches over the weights of the per-layer searchable “superkernel” that encodes all MBConv types.
path methods, we view the NAS problem as finding which
subset of the per-layer “superkernel” weights to use, hence
searching across a single-path one-shot NAS supernet.
2. Proposed Method: Single-Path NAS
Search space: We build upon the MobileNetV2-based
macro-architecture (Figure 2, left), where layers are grouped
into blocks based on their filter sizes (Sandler et al., 2018).
Each layer is a mobile inverted bottleneck convolution
(conv) MBConv-k× k-e (Sandler et al., 2018), (i.e., a point-
wise 1× 1 conv with expansion ratio e, a k × k depthwise
conv, and a linear 1× 1 conv; Figure 2, left). Our goal is to
identify the MBConv-k × k-e type per layer.
“Superkernel”-based formulation: Our key insight is that
the candidate operations can be viewed as subsets of the “su-
perkernel” weights. Without loss of generality, we denote
the weights of two candidate operations, e.g., 3× 3 conv or
5×5 conv, as w3×3 and w5×5, respectively. We observe that
w3×3 can be viewed as the inner core of the w5×5 kernel,
while “zeroing” out the “outer” shell w5×5\3×3 (Figure 2,
middle). Thus, we can write the NAS decision as:
wk = w3×3 + 1(
∥∥w5×5\3×3∥∥2 > tk=5) · w5×5\3×3 (1)
where 1(·) is the indicator function that encodes the archi-
tectural NAS choice and tk=5 is a latent variable (e.g., a
threshold value) that controls the decision.
Trainable NAS decisions: Drawing inspiration from quan-
tization decisions (Ding et al., 2019), we use the group
Lasso term in the 1(·) condition. Instead of picking the
thresholds (e.g., tk=5) by hand, we seamlessly treat them
as trainable parameters to learn via gradient descent. To
compute the gradients for thresholds, we relax the indicator
function g(x, t) = 1(x > t) to a sigmoid function σ(·),
when computing gradients, i.e., gˆ(x, t) = σ(x > t).
Searching for expansion ratio or skip-op: Since the
kernel-based wk result (Equation 1) is a kernel itself, we
can in turn apply our formulation to encode expansion ratio
decisions, where e = 3 or e = 6 correspond to using half or
all the channels of an MBConv-k × k-6 layer, respectively
(Figure 2, right). Finally, by “zeroing” out all channels, we
encode the NAS decision of dropping the entire layer:
w = 1(‖wk,3‖2 >te=3) · (wk,3+
1(
∥∥wk,6\3∥∥2 > te=6) · wk,6\3) (2)
Hence, our searchable superkernel can sufficiently capture
any MBConv type in the MobileNetV2-based design space
(Figure 2). For input x, the output of the i-th MBConv layer
of the network is oi(x) = conv(x,wi|tik=5, tie=6, tie=3).
Differentiable NAS: To account for both the accuracy and
inference latency of the searched ConvNet, we use a latency-
aware formulation for the NAS problem (Wu et al., 2018):
min
w
CE(w|tk, te) + λ · log(R(w|tk, te)) (3)
where CE is the cross-entropy loss of the single-path model
and R is the runtime in milliseconds (ms) of the searched
NAS model on the target device. The coefficient λ modu-
lates the trade-off between cross-entropy and runtime.
Runtime model: Prior art has showed that the on-device
ConvNet runtime can be modeled as the sum of each i-th
layer’s runtime R(w|tk, te) =
∑
iR
i(wi|tik, tie) (Wu et al.,
2018; Cai et al., 2017; Stamoulis et al., 2018a). To preserve
the differentiability of the objective, we formulate the per-
layer Ri as a function of the NAS decisions. We profile the
target mobile device (Pixel 1 smartphone) and we record
the runtime for each candidate kernel operation per layer i.
As a function of the expansion ratio decisions, we write:
Rie = 1(‖wk,3‖2 > te=3) · (Ri5×5,3+
1(
∥∥wk,6\3∥∥2 > te=6) · (Ri5×5,6 −Ri5×5,3)) (4)
By incorporating the kernel size decision, the runtime is:
Ri =
Ri3×3,6
Ri5×5,6
·Rie+
Rie · (1−
Ri3×3,6
Ri5×5,6
) · 1(∥∥w5×5\3×3∥∥2 > tk=5) (5)
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Table 1. Single-Path NAS achieves state-of-the-art image classification accuracy (%) on ImageNet for similar on-device latency setting
compared to previous NAS methods (≤ 80ms on Pixel 1), with up to 5, 000× reduced search cost in terms of number of epochs. *The
search cost in epochs is estimated based on the claim (Cai et al., 2019) that ProxylessNAS is 200× faster than MnasNet. ‡ChamNet does
not detail the model derived under runtime constraints (Dai et al., 2018) so we cannot retrain or measure the latency.
METHOD TOP-1 ACC (%) TOP-5 ACC (%) RUNTIME (MS) SEARCH COST (EPOCHS)
MOBILENETV2 (SANDLER ET AL., 2018) 72.00 91.00 75.00 -MOBILENETV2 (OUR IMPL.) 73.59 91.41 73.57
RANDOM SEARCH 73.78 ± 0.85 91.42 ± 0.56 77.31 ± 0.9 MS -
MNASNET (TAN ET AL., 2018) 74.00 91.80 76.00 40,000MNASNET (OUR IMPL.) 74.61 91.95 74.65
CHAMNET-B (DAI ET AL., 2018) 73.80 – – 240‡
PROXYLESSNAS-R (CAI ET AL., 2019) 74.60 92.20 78.00 200*PROXYLESSNAS-R (OUR IMPL.) 74.65 92.18 77.48
FBNET-B (WU ET AL., 2018) 74.1 - - 90FBNET-B (OUR IMPL.) 73.70 91.51 78.33
Single-Path NAS (PROPOSED) 74.96 92.21 79.48 8 (3.75 HOURS)
As in Equation 1, we relax the indicator function to a sig-
moid function σ(·) when computing gradients. To evaluate
the prediction accuracy of the runtime model, we generate
100 random ConvNets and we measure their runtime on
the device. Our model can accurately predict the actual
runtimes: the Root Mean Squared Error (RMSE) is 1.32ms,
which corresponds to an average 1.76% prediction error.
3. Experiments
Experimental Setup: We select Pixel 1 as the target device
since it allows for a representative comparison with prior
work that optimizes for this platform. We run our framework
using TensorFlow (TF) on TPUs-v2 (Jouppi et al.,
2017). We deploy the ConvNets on the device with TF
TFLite. We profile on-device runtime using the Facebook
AI Performance Evaluation Platform (FAI-PEP, 2018). We
implement our trainable “superkernels” on Keras.
We apply our method to design ConvNets for image classifi-
cation on ImageNet (Deng et al., 2009) running on Pixel 1
with an overall target latency of 80ms. We train the derived
Single-Path NAS model for 350 epochs. We summarize the
results in Table 1. To enable a representative comparison of
the search cost per method, we directly report the number
of epochs per method, hence canceling out the effect of
different hardware systems (GPU vs TPU hours).
State-of-the-art on-device image classification: Single-
Path NAS achieves top-1 accuracy of 74.96%, which is the
new state-of-the-art ImageNet accuracy among hardware-
efficient NAS methods. More specifically, our method
achieves better top-1 accuracy than ProxylessNAS by
+0.31%, while maintaining on par target latency of≤ 80ms
on the same target mobile phone. Single-Path NAS out-
performs methods in this mobile latency range, i.e., bet-
ter than MnasNet (+0.35%), FBNet-B (+0.86%), and Mo-
bileNetV2 (+1.37%).
Reduced search cost: Single-Path NAS has a total search
cost of 8 epochs, which is 5,000× faster than MnasNet,
25× faster than ProxylessNAS, and 11× faster than FBNet.
Specifically, MnasNet reports a total of 40k train epochs. In
turn, ChamNet trains an accuracy predictor on 240 samples.
ProxylessNAS reports 200× search cost improvement over
MnasNet, hence the overall cost is the TPU-equivalent of
200 epochs. Finally, FBNet reports 90 epochs. Overall, we
search for∼ 10k steps (8 epochs with a batch size of 1024),
which corresponds to total wall-clock time of 3.75 hours on
a TPUv2. In particular, given than a TPUv2 has 2 chips with
4 cores each, this corresponds to a total of 30 TPU-hours.
4. Discussion & Future Work
Novel idea: The key insight behind our work is to revisit
the one-shot supernet NAS design space with a single-path
view, by formulating the NAS problem as finding which sub-
set of kernel weights to use in each ConvNet layer. While
concurrent works consider relaxed convolution formula-
tions (Shin et al., 2018; Hundt et al., 2019; Guo et al., 2019),
they either use design spaces and objectives that have been
shown to be hardware inefficient (e.g., cell-based space,
FLOP count), or they do not intrinsically relax the kernel
over both kernel-size and channels dimensions.
Future work: The efficiency of our single-path design
space could enable future work beyond our differentiable
NAS formulation and based on reinforcement learning or
evolutionary methods. Moreover, our methodology can be
flexibly extended to other hardware design goals, e.g., power,
memory, energy, and communication constraints (Dong
et al., 2018; Stamoulis et al., 2018b;b). To this end and
to foster reproducibility, unlike all recent hardware-efficient
NAS methods which release pretrained models only, we
open-source and fully document our method at: https://
github.com/dstamoulis/single-path-nas.
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